✦ LIBER ✦

Hardware approaches to cache coherence in shared-memory multiprocessors. 2

✍ Scribed by Tomasevic, M.; Milutinovic, V.

Book ID: 117878234
Publisher: IEEE
Year: 1994
Tongue: English
Weight: 1015 KB
Volume: 14
Category: Article
ISSN: 0272-1732
DOI: 10.1109/40.331392

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Integrating Fine-Grained Message Passing

Integrating Fine-Grained Message Passing in Cache Coherent Shared Memory Multiprocessors

✍ David K. Poulsen; Pen-Chung Yew 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 397 KB

This paper considers the use of data prefetching and an alternative mechanism, data forwarding, for reducing memory latency caused by interprocessor communication in cache coherent, shared memory multiprocessors. Data prefetching is accomplished by using a multiprocessor software pipelined algorithm

Evaluation of Compiler-Controlled Updati

Evaluation of Compiler-Controlled Updating to Reduce Coherence-Miss Penalties in Shared-Memory Multiprocessors

✍ Jonas Skeppstedt; Fredrik Dahlgren; Per Stenström 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 291 KB

We consider in this paper the effectiveness of a new approach called compiler-controlled updating to reduce coherence-miss penalties in shared-memory multiprocessors. A key part of the method is a compiler algorithm that identifies the last store instruction to a memory block in a flow graph using c

On the Correctness of Program Execution

On the Correctness of Program Execution When Cache Coherence Is Maintained Locally at Data-Sharing Boundaries in Distributed Shared Memory Multiprocessors

✍ H. Sarojadevi; S. K. Nandy; S. Balakrishnan 📂 Article 📅 2004 🏛 Springer 🌐 English ⚖ 215 KB