✦ LIBER ✦

Handling borders in systolic architectures for the 1-D discrete wavelet transform for perfect reconstruction

✍ Scribed by Ferretti, M.; Rizzo, D.

Book ID: 118690644
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 356 KB
Volume: 48
Category: Article
ISSN: 1053-587X
DOI: 10.1109/78.839983

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Pipeline VLSI Architecture for High-Sp

A Pipeline VLSI Architecture for High-Speed Computation of the 1-D Discrete Wavelet Transform

✍ Chengjun Zhang; Chunyan Wang; Ahmad, M.O. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 619 KB

[Communications in Computer and Informat

[Communications in Computer and Information Science] Computer Engineering and Technology Volume 337 || A Configurable Architecture for 1-D Discrete Wavelet Transform

✍ Xu, Weixia; Xiao, Liquan; Lu, Pingjing; Li, Jinwen; Zhang, Chengyi 📂 Article 📅 2013 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 293 KB

This book constitutes the refereed proceedings of the 16th National Conference on Computer Engineering and Technology, NCCET 2012, held in Shanghai, China, in August 2012. The 27 papers presented were carefully reviewed and selected from 108 submissions. They are organized in topical sections named:

[IEEE 38th Midwest Symposium on Circuits

[IEEE 38th Midwest Symposium on Circuits and Systems. - Rio de Janeiro, Brazil (13-16 Aug. 1995)] 38th Midwest Symposium on Circuits and Systems. Proceedings - A scalable systolic array architecture for the 2D discrete wavelet transform

✍ Jijun Chen, ; Bayoumi, M.A. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 28 KB