✦ LIBER ✦

Graph-based evolutionary design of arithmetic circuits

✍ Scribed by Chen, D.; Aoki, T.; Homma, N.; Terasaki, T.; Higuchi, T.

Book ID: 117878937
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 411 KB
Volume: 6
Category: Article
ISSN: 1089-778X
DOI: 10.1109/4235.985694

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Evolutionary Synthesis of Arithmetic Cir

Evolutionary Synthesis of Arithmetic Circuit Structures

✍ Takafum Aoki; Naofumi Homma; Tatsuo Higuchi 📂 Article 📅 2003 🏛 Springer Netherlands 🌐 English ⚖ 385 KB

CNTFET-Based Design of Ternary Logic Gat

CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits

✍ Lin, Sheng; Kim, Yong-Bin; Lombardi, Fabrizio 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 773 KB

Evolutionary graph generation system wit

Evolutionary graph generation system with transmigration capability and its application to arithmetic circuit synthesis

✍ Homma, N.; Aoki, T.; Higuchi, T. 📂 Article 📅 2002 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 879 KB

Design of fast Josephson arithmetic circ

Design of fast Josephson arithmetic circuits

✍ de Lustrac, A.; Crozat, P.; Adde, R. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 443 KB

Space compactor design in VLSI circuits

Space compactor design in VLSI circuits based on graph theoretic concepts

✍ Biswas, S.; Das, S.R.; Petriu, E.M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 473 KB

Design of an RSA Encryption Processor Ba

Design of an RSA Encryption Processor Based on Signed-Digit Multivalued Arithmetic Circuits

✍ Michitaka Kameyama; Shugang Wei; Tatsuo Higuchi 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 717 KB

## Abstract This paper proposes an LSI‐oriented multiple‐valued hardware algorithm based on the signed‐digit number (SD number) for highspeed RSA public key encryption processor. A very long word‐length arithmetic is required in RSA encryption processing. The proposed algorithm realizes a high‐spee