๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Functional complexity estimation for large combinational circuits

โœ Scribed by Aborhey, S.


Book ID
114448502
Publisher
The Institution of Electrical Engineers
Year
2002
Tongue
English
Weight
138 KB
Volume
149
Category
Article
ISSN
1350-2387

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


Transistor sizing for large combinationa
โœ Lucas S. Heusler; Wolfgang Fichtner ๐Ÿ“‚ Article ๐Ÿ“… 1991 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 726 KB

This article describes a new method to determine the device sizes of combinational digital CMOS circuits for an upper limit on the signal propagation delays. By modeling gate delay and area or power consumption of a circuit as a simple analytical function of the device sizes, transistor sizing can b

A fast and accurate delay dependent meth
โœ S. Theoharis; G. Theodoridis; D. Soudris; C. Goutis; A. Thanailakis ๐Ÿ“‚ Article ๐Ÿ“… 2002 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 240 KB

Assuming inertial gate delay model, the first-order temporal correlation and the structural dependencies, a probabilistic method to estimate the switching activity of a combinational circuit, is introduced. To capture the first temporal correlation a novel mathematical model and the associated new f