𝔖 Bobbio Scriptorium
✦   LIBER   ✦

FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability

✍ Scribed by Ling, A.C.; Singh, D.P.; Brown, S.D.


Book ID
117907854
Publisher
IEEE
Year
2007
Tongue
English
Weight
633 KB
Volume
26
Category
Article
ISSN
0278-0070

No coin nor oath required. For personal study only.