FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size

[IEEE Comput. Soc Fifth IEEE Internation

[IEEE Comput. Soc Fifth IEEE International Workshop on Computer Architectures for Machine Perception - Padova, Italy (11-13 Sept. 2000)] Proceedings Fifth IEEE International Workshop on Computer Architectures for Machine Perception - In the development and evaluation of specialized processors for computing high-order 2-D image moments in real-time

✍ Roma, N.; Sousa, L. 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 857 KB

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - Flexible VLIW processor based on FPGA for real-time image processing

✍ Brost, Vincent; Meunier, Charles; Saptono, Debyo; Yang, Fan 📂 Article 📅 2011 🏛 IEEE ⚖ 263 KB

[IEEE Comput. Soc 3rd IEEE International

[IEEE Comput. Soc 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications - Calgary, Alta., Canada (30 June-2 July 2003)] The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings. - The implementation of 100MHz data acquisition based on FPGA

✍ Tao Lin, ; Zhou Zhengou, 📂 Article 📅 2003 🏛 IEEE Comput. Soc 🌐 English ⚖ 276 KB

Papers from a summer 2003 workshop shed light on recent work in system-on-chip (SoC) design methodologies and physical design, low power SoCs, reconfigurable hardware, digital circuits, SoC applications, modeling issues in SoCs, and embedded processors. Other themes include analog and mixed signals,

[IEEE Comput. Soc. Press Proceedings 198

[IEEE Comput. Soc. Press Proceedings 1988 IEEE International Conference on Computer Design: VLSI - Rye Brook, NY, USA (3-5 Oct. 1988)] Proceedings 1988 IEEE International Conference on Computer Design: VLSI - A novel VLSI architecture for the real-time implementation of 2-D signal processing systems

✍ Park, S.-M.; Alexander, W.E.; Kim, J.H.; Batchelor, W.E.; Krakow, W.T. 📂 Article 📅 1988 🏛 IEEE Comput. Soc. Press ⚖ 350 KB

[IEEE Comput. Soc 3rd IEEE International

[IEEE Comput. Soc 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications - Calgary, Alta., Canada (30 June-2 July 2003)] The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings. - Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks

✍ Lin, A.Y.; Gugel, K.S.; Principe, J.C. 📂 Article 📅 2003 🏛 IEEE Comput. Soc 🌐 English ⚖ 263 KB

Papers from a summer 2003 workshop shed light on recent work in system-on-chip (SoC) design methodologies and physical design, low power SoCs, reconfigurable hardware, digital circuits, SoC applications, modeling issues in SoCs, and embedded processors. Other themes include analog and mixed signals,