✦ LIBER ✦

Formal Verification for Embedded System Designs

✍ Scribed by Xi Chen; Harry Hsieh; Felice Balarin; Yosinori Watanabe

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Formal Verification Environment for Ra

✍ Cinzia Bernardeschi; Alessandro Fantechi; Stefania Gnesi; Salvatore Larosa; Gior 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 316 KB

Distributed embedded control system desi

✍ I. V. Shoshmina 📂 Article 📅 2011 🏛 Allerton Press Inc 🌐 English ⚖ 147 KB

A language for formal design of embedded

✍ Benjamin Dittes; Christian Goerick 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 1018 KB

Automated Correctness Condition Generati

✍ Nazanin Mansouri; Ranga Vemuri 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 274 KB

Formal methods in embedded design

✍ Johnson, S.D. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 299 KB

Formal design verification of digital ci

✍ Ricky W. Butler; Jon A. Sjogren 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 875 KB