This book presents a comprehensive set of techniques that enhance all key aspects of a modern Virtual Prototype (VP)-based design flow. The authors emphasize automated formal verification methods, as well as advanced coverage-guided analysis and testing techniques, tailored for SystemC-based VPs and
Enhanced Virtual Prototyping: Featuring RISC-V Case Studies
β Scribed by Vladimir Herdt, Daniel GroΓe, Rolf Drechsler
- Publisher
- Springer International Publishing;Springer
- Year
- 2021
- Tongue
- English
- Leaves
- 257
- Edition
- 1st ed.
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
This book presents a comprehensive set of techniques that enhance all key aspects of a modern Virtual Prototype (VP)-based design flow. The authors emphasize automated formal verification methods, as well as advanced coverage-guided analysis and testing techniques, tailored for SystemC-based VPs and also the associated Software (SW). Coverage also includes VP modeling techniques that handle functional as well as non-functional aspects and also describes correspondence analyses between the Hardware- and VP-level to utilize information available at different levels of abstraction. All approaches are discussed in detail and are evaluated extensively, using several experiments to demonstrate their effectiveness in enhancing the VP-based design flow. Furthermore, the book puts a particular focus on the modern RISC-V ISA, with several case-studies covering modeling as well as VP and SW verification aspects.
β¦ Table of Contents
Front Matter ....Pages i-xxi
Introduction (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 1-9
Preliminaries (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 11-20
An Open-Source RISC-V Evaluation Platform (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 21-58
Formal Verification of SystemC-Based Designs using Symbolic Simulation (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 59-117
Coverage-Guided Testing for Scalable Virtual Prototype Verification (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 119-142
Verification of Embedded Software Binaries using Virtual Prototypes (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 143-174
Validation of Firmware-Based Power Management using Virtual Prototypes (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 175-203
Register-Transfer Level Correspondence Analysis (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 205-229
Conclusion (Vladimir Herdt, Daniel GroΓe, Rolf Drechsler)....Pages 231-233
Back Matter ....Pages 235-247
β¦ Subjects
Engineering; Circuits and Systems
π SIMILAR VOLUMES
<p><span>This book describes a comprehensive combination of methodologies that strongly enhance the modern Virtual Prototype (VP)-based verification flow for heterogeneous systems-on-chip (SOCs). In particular, the book combines verification and analysis aspects across various stages of the VP-based
Dieses Buch stellt eine umfassende Reihe von Techniken vor, die alle wichtigen Aspekte eines modernen Virtual Prototype (VP)-basierten Entwurfsablaufs verbessern. Die Autoren legen den Schwerpunkt auf automatisierte formale Verifikationsmethoden sowie auf fortgeschrittene, abdeckungsgeleitete Analys