Endurance characteristics of flash EEPROMs
โ Scribed by Tetsuo Endoh; Fujio Masuoka
- Publisher
- John Wiley and Sons
- Year
- 1997
- Tongue
- English
- Weight
- 910 KB
- Volume
- 80
- Category
- Article
- ISSN
- 8756-663X
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
The recent trend of mixed technology processes for versatile chip design has prompted the need for 5 V only CMOS compatible non-volatile memory devices. However, for high-speed applications flash EEPROM devices are generally used but often require external power supplies for the writing cycles. The
Threshold-voltage window closure in non-volatile memory (NVM) devices is known to originate from charge trapping in the dielectric underneath the floating gate (FG dielectric). In this paper, it is shown that oxide nitridation lowers the generation rate of neutral electron traps and, consequently, r