✦ LIBER ✦

Efficient Parallel Evaluation of Straight-Line Code and Arithmetic Circuits

✍ Scribed by Miller, Gary L.; Ramachandran, Vijaya; Kaltofen, Erich

Book ID: 118174158
Publisher: Society for Industrial and Applied Mathematics
Year: 1988
Tongue: English
Weight: 1014 KB
Volume: 17
Category: Article
ISSN: 0097-5397
DOI: 10.1137/0217044

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a fault-tolerant arithmetic ci

Design of a fault-tolerant arithmetic circuit based on distributed coding and its evaluation

✍ Takeshi Kasuga Member; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 805 KB

## Abstract The robust fault tolerance is a property that even if an error occurs in the arithmetic circuit, the result of operation does not differ much from the correct value. Such a property will become more important in the construction of a highly safe system. In the present digital system, th

[IEEE ISCAS'99. 1999 IEEE International

[IEEE ISCAS'99. 1999 IEEE International Symposium on Circuits and Systems. VLSI - Orlando, FL, USA (30 May-2 June 1999)] ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349) - Efficient implementation of parallel correlators for code acquisition in DS/CDMA systems

✍ Seung Hyuk Ahn, ; Joon Tae Kim, ; Yong Hoon Lee, 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 360 KB