✦ LIBER ✦

Efficient Decoder Architecture for Single Block-Row Quasi-Cyclic LDPC Codes

✍ Scribed by Zhang, Chuan; Wang, Zhongfeng; You, Xiaohu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Efficient Shuffled Decoder Architecture

✍ Lin, Jun; Yan, Zhiyuan 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 728 KB

High-throughput layered decoder implemen

✍ Kai Zhang; Xinming Huang; Zhongfeng Wang 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 926 KB

Memory-efficient and high-throughput dec

✍ Yongmei Dai; Zhiyuan Yan; Ning Chen 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 275 KB

Memory System Optimization for FPGA-Base

✍ Chen, Xiaoheng; Kang, Jingyu; Lin, Shu; Akella, Venkatesh 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 797 KB

Efficient Decoding for Generalized Quasi

✍ Zafar Q. Taha, Abdallah K. Farraj 📂 Article 📅 2012 🏛 Springer US 🌐 English ⚖ 427 KB

Area-Efficient Min-Sum Decoder Design fo

✍ Hao Zhong; Wei Xu; Ningde Xie; Tong Zhang 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 476 KB