✦ LIBER ✦

Educational design of high-performance arithmetic circuits on FPGA

✍ Scribed by Cappuccino, G.; Cocorullo, G.; Corsonello, P.; Perri, S.

Book ID: 114532700
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 9 KB
Volume: 42
Category: Article
ISSN: 0018-9359
DOI: 10.1109/13.804558

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a high performance mutually co

Design of a high performance mutually coupled circuit

✍ Ece Olcay Güneş; Ali Zeki; Ali Toker 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 426 KB

Educational Uses of On-Line Circuit Desi

Educational Uses of On-Line Circuit Design

✍ Dertouzos, Michael L. 📂 Article 📅 1969 🏛 IEEE 🌐 English ⚖ 417 KB

Mobile DDR IO Standard Based High Perfor

Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA

✍ Kumar, Tanesh; Pandey, Bishwajeet; Das, Teerath; Chowdhry, B. S. 📂 Article 📅 2014 🏛 Springer US 🌐 English ⚖ 978 KB

Design of High Performance Multimedia Co

Design of High Performance Multimedia Control System for UAV/UGV Based on SoC/FPGA Core

✍ Maxim, Vladislav; Zidek, Kamil 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 835 KB

Co-polymer clad design for high performa

Co-polymer clad design for high performance athermal photonic circuits

✍ Raghunathan, Vivek; Yagüe, Jose Luis; Xu, Jingjing; Michel, Jurgen; Gleason, Kar 📂 Article 📅 2012 🏛 Optical Society of America 🌐 English ⚖ 735 KB

Design of an RSA Encryption Processor Ba

Design of an RSA Encryption Processor Based on Signed-Digit Multivalued Arithmetic Circuits

✍ Michitaka Kameyama; Shugang Wei; Tatsuo Higuchi 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 717 KB

## Abstract This paper proposes an LSI‐oriented multiple‐valued hardware algorithm based on the signed‐digit number (SD number) for highspeed RSA public key encryption processor. A very long word‐length arithmetic is required in RSA encryption processing. The proposed algorithm realizes a high‐spee