✦ LIBER ✦

Diodorus' “Master” argument: A semantic interpretation

✍ Scribed by Michael J. White

Publisher: Springer
Year: 1980
Tongue: English
Weight: 374 KB
Volume: 15
Category: Article
ISSN: 1876-2514
DOI: 10.1007/bf02074135

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

SCC-recursiveness: a general schema for

SCC-recursiveness: a general schema for argumentation semantics

✍ Pietro Baroni; Massimiliano Giacomin; Giovanni Guida 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 369 KB

A Martin boundary interpretation of the

A Martin boundary interpretation of the maximum entropy argument

✍ B. Jamison 📂 Article 📅 1974 🏛 Springer 🌐 English ⚖ 414 KB

Speech segmentation and interpretation u

Speech segmentation and interpretation using a semantic syntax-directed translation

✍ R De Mori; Attilio Giordana; Pietro Laface 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 232 KB

Interpretation-based processing: a unifi

Interpretation-based processing: a unified theory of semantic sentence comprehension

✍ Raluca Budiu; John R Anderson 📂 Article 📅 2004 🏛 Wiley (Blackwell Publishing) 🌐 English ⚖ 362 KB

We present interpretation-based processing-a theory of sentence processing that builds a syntactic and a semantic representation for a sentence and assigns an interpretation to the sentence as soon as possible. That interpretation can further participate in comprehension and in lexical processing an

In Defence of Constructive Empiricism: M

In Defence of Constructive Empiricism: Maxwell’s Master Argument and Aberrant Theories

✍ F. A. Muller 📂 Article 📅 2008 🏛 Springer Netherlands 🌐 English ⚖ 288 KB

Saxo–rt: Interpreting Esterel Semantic o

Saxo–rt: Interpreting Esterel Semantic on a Sequential Execution Structure

✍ Etienne Closse; Michel Poize; Jacques Pulou; Patrick Venier; Daniel Weil 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 235 KB

The Saxo-rt compiler implements a original method for compiling the concurrent synchronous language Esterel into sequential C code. The method is optimized for embedded systems with very tight memory and real-time constraints and shows significant performance improvement on industrial size examples.