✦ LIBER ✦

Diminished-1 modulo 2n+1 squarer design

✍ Scribed by Vergos, H.T.; Efstathiou, C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Diminished-one modulo 2n+1 adder design

✍ Vergos, H.T.; Efstathiou, C.; Nikolos, D. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 473 KB

Efficient diminished-1 modulo 2n + 1 mul

✍ Efstathiou, C.; Vergos, H.T.; Dimitrakopoulos, G.; Nikolos, D. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 827 KB

Efficient modulo 2n + 1 multipliers for

✍ Chen, J.W.; Yao, R.H. 📂 Article 📅 2010 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 654 KB

Design of efficient modulo 2n + 1 multip

✍ Vergos, H.T.; Efstathiou, C. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 334 KB

Modulo (2n+1) arithmetic logic

✍ Agrawal, Dharma P.; Rao, T.R.N. 📂 Article 📅 1978 🏛 Institution of Electrical Engineers ⚖ 310 KB

Modulo 2n±1 adder design using select-pr

✍ Efstathiou, C.; Vergos, H.T.; Nikolos, D. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 923 KB