✦ LIBER ✦

Design Optimization of Metal Nanocrystal Memory—Part II: Gate-Stack Engineering

✍ Scribed by Tuo-Hung Hou; Chungho Lee; Venkat Narayanan; Udayan Ganguly; Edwin Chihchuan Kan

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design Optimization of Metal Nanocrystal

✍ Tuo-Hung Hou; Chungho Lee; Venkat Narayanan; Udayan Ganguly; Edwin Chihchuan Kan 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 524 KB

Designed Workfunction Engineering of Dou

✍ Seong-Wan Ryu; Jong-Won Lee; Jin-Woo Han; Sungho Kim; Yang-Kyu Choi 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 890 KB

Dual-Material Double-Layer Gate Stack SO

✍ Kasturi, P.; Saxena, M.; Gupta, M.; Gupta, R.S. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 668 KB