𝔖 Bobbio Scriptorium

✦ LIBER ✦

Design of novel, semi-transparent flip-flops (STFF) for high speed and low power application

✍ Scribed by Li, XiaYu; Jia, Song; Liu, LiMin; Wang, Yuan; Zhang, GangGang

Book ID: 120305788
Publisher: Science in China Press (SCP)
Year: 2012
Tongue: English
Weight: 958 KB
Volume: 55
Category: Article
ISSN: 1674-733X
DOI: 10.1007/s11432-012-4621-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power single- and double-edge-trigge

Low-power single- and double-edge-triggered flip-flops for high-speed applications

✍ Rasouli, S.H.; Khademzadeh, A.; Afzali-Kusha, A.; Nourani, M. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 869 KB

[IEEE Digest of Technical Papers. 2005 S

[IEEE Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005. - Kyoto, Japan (June 16-18, 2005)] Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005. - The cross charge-control flip-flop: a low-power and high-speed flip-flop suitable for mobile application SoCs

✍ Hirata, A.; Nakanishi, K.; Nozoe, M.; Miyoshi, A. 📂 Article 📅 2005 🏛 IEEE 🌐 Japanese ⚖ 303 KB

Novel Co-Design of NAND Flash Memory and

Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD)

✍ Takeuchi, K. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 546 KB

[IEEE ISCAS '98 1998 IEEE International

[IEEE ISCAS '98 1998 IEEE International Symposium on Circuits and Systems - Monterey, CA, USA (31 May-3 June 1998)] ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) - A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications

✍ Jinn-Shyan Wang, ; Po-Hui Yang, 📂 Article 📅 1998 🏛 IEEE ⚖ 419 KB

[ACM ISLPED International Symposium on L

[ACM ISLPED International Symposium on Low-Power Electronics and Design - Seoul, South Korea (25-27 Aug. 2003)] Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03. - A semi-custom voltage-island technique and its application to high-speed serial links [CMOS active power reduction]

✍ Carballo, J.-A.; Burns, J.L.; Seung-Moon Yoo, ; Vo, I.; Norman, V.R. 📂 Article 📅 2003 🏛 ACM ⚖ 603 KB

[IEEE 2002 IEEE International Symposium

[IEEE 2002 IEEE International Symposium on Circuits and Systems - Phoenix-Scottsdale, AZ, USA (26-29 May 2002)] 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353) - A novel double edge-triggered pulse-clocked TSPC D flip-flop for high-performance and low-power VLSI design applications

✍ Pontikakis, B.; Nekili, M. 📂 Article 📅 2002 🏛 IEEE ⚖ 335 KB