✦ LIBER ✦

Design of embedded systems: formal models, validation, and synthesis

✍ Scribed by Edwards, S.; Lavagno, L.; Lee, E.A.; Sangiovanni-Vincentelli, A.

Book ID: 119781647
Publisher: IEEE
Year: 1997
Tongue: English
Weight: 246 KB
Volume: 85
Category: Article
ISSN: 0018-9219
DOI: 10.1109/5.558710

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design validation of embedded dependable

Design validation of embedded dependable systems

✍ Bondavalli, A.; Fantechi, A.; Latella, D.; Simoncini, L. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 116 KB

Model validation for embedded systems us

Model validation for embedded systems using formal method-aided simulation

✍ Karlsson, D.; Eles, P.; Peng, Z. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 520 KB

Embedded System Design || Evaluation and

Embedded System Design || Evaluation and Validation

✍ Marwedel, Peter 📂 Article 📅 2011 🏛 Springer Netherlands 🌐 English ⚖ 612 KB

Until the late 1980s, information processing was associated with large mainframe computers and huge tape drives. During the 1990s, this trend shifted toward information processing with personal computers, or PCs. The trend toward miniaturization continues and in the future the majority of informatio

A Remote Methodology for Embedded System

A Remote Methodology for Embedded Systems Design and Validation

✍ Alessandro Fin; Franco Fummi 📂 Article 📅 2003 🏛 Springer US 🌐 English ⚖ 153 KB

A language for formal design of embedded

A language for formal design of embedded intelligence research systems

✍ Benjamin Dittes; Christian Goerick 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 1018 KB

Parametric design synthesis of distribut

Parametric design synthesis of distributed embedded systems

✍ Dong-In Kang; Gerber, R.; Saksena, M. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 341 KB