✦ LIBER ✦

Design and low speed testing of a four-bit RSFQ multiplier-accumulator

✍ Scribed by Herr, Q.P.; Vukovic, N.; Mancini, C.A.; Gaj, K.; Qing Ke, ; Adler, V.; Friedman, E.G.; Krasniewski, A.; Bocko, M.F.; Feldman, M.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A pipelined multiplier-accumulator using

✍ Shyh-Jye Jou; Chang-Yu Chen; En-Chung Yang; Chau-Chin Su 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 797 KB

Low-power and high-speed design of a ver

✍ Zakerolhosseini, Ali; Nikooghadam, Morteza 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 567 KB

Design of a CMOS low-power and low-volta

✍ Weihsing Liu; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 398 KB

Blade design and performance testing of

✍ Ronit K. Singh; M. Rafiuddin Ahmed 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 868 KB

[IEEE 2012 International Symposium on VL

✍ Hsing-Ping Fu, ; Ju-Hung Hsiao, ; Po-Chun Liu, ; Hsie-Chia Chang, ; Chen-Yi Lee, 📂 Article 📅 2012 🏛 IEEE ⚖ 417 KB

[IEEE Comput. Soc. Press Eighth Annual I

✍ Lu, F.; Samueli, H. 📂 Article 📅 1989 🏛 IEEE Comput. Soc. Press ⚖ 311 KB