✦ LIBER ✦

Design and Implementation of 64-kb CMOS Static RAMs for Josephson-CMOS Hybrid Memories

✍ Scribed by Kuwabara, K.; Hyunjoo Jin, ; Yamanashi, Y.; Yoshikawa, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Latency and Power Measurements on a 64-k

✍ Liu, Q.; Fujiwara, K.; Meng, X.; Whiteley, S.R.; Van Duzer, T.; Yoshikawa, N.; T 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 528 KB

64-kb Hybrid Josephson-CMOS 4 Kelvin RAM

✍ Van Duzer, T.; Lizhen Zheng, ; Whiteley, S. R.; Kim, Hoki; Jaewoo Kim, ; Xiaofan 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 827 KB

Implementation and low speed test of ult

✍ K Fujiwara; H Miyakawa; N Yoshikawa; Y Feng; S.R Whiteley; T Van Duzer 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 125 KB