✦ LIBER ✦

Design and FPGA verification of a novel reliable real-time data transfer system

✍ Scribed by Yu-ping Lian; Yan Han; Ming-xu Huo; Jin-long Chen; Yan Zhang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of FPGA based high-speed data acq

✍ Zheng, W.; Liu, R.; Zhang, M.; Zhuang, G.; Yuan, T. 📂 Article 📅 2014 🏛 Elsevier Science 🌐 English ⚖ 914 KB

A Real-Time 4-Stream MIMO-OFDM Transceiv

✍ Haene, S.; Perels, D.; Burg, A. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 575 KB

An interactive layout design system with

✍ Rugen, I.; Schrock-Pauli, C.; Gerbershagen, M. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 724 KB

The Design of an International Real Time

✍ A. J. Andrews; S. Pieyns; E. Servat 📂 Article 📅 1999 🏛 Springer Netherlands 🌐 English ⚖ 104 KB

Optimization of DC resistivity data acqu

✍ Stummer, P.; Maurer, H.; Horstmeyer, H.; Green, A.G. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 660 KB

Oris: a tool for modeling, verification

✍ Giacomo Bucci; Laura Carnevali; Lorenzo Ridi; Enrico Vicario 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 926 KB