𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Design and evaluation of an instruction cache for reducing the cost of branches

✍ Scribed by Antonio M. González

Publisher
Elsevier Science
Year
1994
Tongue
English
Weight
844 KB
Volume
20
Category
Article
ISSN
0166-5316

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and evaluation of the cache coher
Design and evaluation of the cache coherent multistage interconnection network with temporary directory
✍ Takashi Midorikawa; Masato Sumiyoshi; Yasuki Tanabe; Hideharu Amano 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 908 KB

## Abstract Although cache control mechanisms for use in multiprocessors that use a multistage interconnection network (MIN) as the interconnecting network have been proposed in which a directory or the cache itself is built into the switches in the MIN, the structure of the switches in these metho

A System for Evaluating Performance and
A System for Evaluating Performance and Cost of SIMD Array Designs
✍ Martin C. Herbordt; Jade Cravy; Renoy Sam; Owais Kidwai; Calvin Lin 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 424 KB

SIMD arrays are likely to become increasingly important as coprocessors in domain specific systems as architects continue to leverage RAM technology in their design. The problem this work addresses is the efficient evaluation of SIMD arrays with respect to complex applications while accounting for o