✦ LIBER ✦

Design and comparison of very low-voltage CMOS output stages

✍ Scribed by W. Aloisi; G. Giustolisi; G. Palumbo

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A novel low voltage very low power CMOS

✍ Leila Safari; Seyed Javad Azhari 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 968 KB

Rail-to-rail constant-gminput stage and

✍ Jacob H. Botma; Remco J. Wiegerink; Sander L. J. Gierkink; Roelof F. Wassenaar 📂 Article 📅 1994 🏛 Springer 🌐 English ⚖ 929 KB

Analysis and design of a low-voltage RF

✍ Lu Liu, ;ZhiHua Wang, 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 383 KB

Current status of CMOS low voltage and l

✍ Tommy K. Tsang; Mourad N. El-Gamal; Krzysztof Iniewski; Kenneth A. Townsend; Jam 📂 Article 📅 2007 🏛 Springer 🌐 English ⚖ 428 KB

Design of a CMOS low-power and low-volta

✍ Weihsing Liu; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 398 KB

Design of ultrahigh-speed low-voltage CM

✍ Heydari, P.; Mohanavelu, R. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 589 KB