✦ LIBER ✦

Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA

✍ Scribed by Akbari, Meysam; Biabanifard, Sadegh; Asadi, Shahrouz; Yagoub, Mustapha C.E.

Book ID: 124139092
Publisher: Elsevier Science
Year: 2014
Tongue: English
Weight: 1014 KB
Volume: 68
Category: Article
ISSN: 1434-8411
DOI: 10.1016/j.aeue.2014.05.007

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analysis and implementation of an improv

Analysis and implementation of an improved recycling folded cascode amplifier

✍ Li, Yilei; Han, Kefeng; Yan, Na; Tan, Xi; Min, Hao 📂 Article 📅 2012 🏛 IOP Publishing 🌐 English ⚖ 393 KB

Improved synthesis of gain-boosted regul

Improved synthesis of gain-boosted regulated-cascode CMOS stages using symbolic analysis and gm/ID methodology

✍ Flandre, D.; Viviani, A.; Eggermont, J.-P.; Gentinne, B.; Jespers, P.G.A. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 260 KB

Design and analysis of DC-to-14-GHz and

Design and analysis of DC-to-14-GHz and 22-GHz CMOS cascode

✍ Ren-Chieh Liu; Chin-Shen Lin; Kuo-Liang Deng; Huei Wang 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 535 KB

Analysis, design and experimental result

Analysis, design and experimental results of a floating-output interleaved-input boost-derived DC-DC high-gain transformer-less converter

✍ Choi, S.; Agelidis, V.G.; Yang, J.; Coutellier, D.; Marabeas, P. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 952 KB

Operational Modes and Output-Voltage-Rip

Operational Modes and Output-Voltage-Ripple Analysis and Design Considerations of Buck–Boost DC–DC Converters

✍ Babaei, E.; Seyed Mahmoodieh, M.E.; Mashinchi Mahery, H. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 465 KB

Small-signal analysis and minimum settli

Small-signal analysis and minimum settling time design of a one-stage folded-cascode CMOS operational amplifier

✍ Yang, H.C.; Abu-Dayeh, M.A.; Allstot, D.J. 📂 Article 📅 1991 🏛 IEEE ⚖ 379 KB