𝔖 Bobbio Scriptorium

✦ LIBER ✦

Design and analysis of a fault-tolerant reconfigurable random access memory chip

✍ Scribed by Kamal A. Mehdi; J.M. Kontoleon

Publisher: Elsevier Science
Year: 1994
Tongue: English
Weight: 604 KB
Volume: 34
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(94)90112-0

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Reliability analysis and design of a fau

Reliability analysis and design of a fault-tolerant random access memory system

✍ J.M. Kontoleon; A. Stergiou 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 373 KB

Performance analysis and design of optim

Performance analysis and design of optimized static random access memory (SRAM)

✍ Jahangir Dewan; Baher S. Haroun; Asim J. Al-khalili 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 569 KB

Design of a self-reconfiguring interconn

Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays : Stephen Pateras and Janusz Rajski. IEEE Trans. Reliab. 38(1), 40 (1989)

📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 124 KB

Performance analysis of multilayer inter

Performance analysis of multilayer interconnections for megabit static random access memory chip : Venkatapathi N. Rayapati and Bozena Kaminska. IEEE Transactions on Components, Hybrids and Manufacturing Technology, 16(5), 469 (August 1993)

📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 105 KB

SIFT: design and analysis of a fault-tol

SIFT: design and analysis of a fault-tolerant computer for aircraft control : John H. Wenslfy, Leslje Lamport, Jack Goldberg, Milton W. Green, Kari N. Levttl, P. M. Melliar-Smith, Robert E. Shosiak and Charles B. Weinstock. Proc. IEEE 66, (10) 1240 (October 1978)

📂 Article 📅 1979 🏛 Elsevier Science 🌐 English ⚖ 119 KB