✦ LIBER ✦

Decoupled Processors Architecture for Accelerating Data Intensive Applications using Scratch-Pad Memory Hierarchy

✍ Scribed by Athanasios Milidonis; Nikolaos Alachiotis; Vasileios Porpodas; Harris Michail; Georgios Panagiotakopoulos; Athanasios P. Kakarountas; Costas E. Goutis

Book ID: 106559634
Publisher: Springer US
Year: 2009
Tongue: English
Weight: 317 KB
Volume: 59
Category: Article
ISSN: 1939-8018
DOI: 10.1007/s11265-009-0393-9

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power architecture with scratch-pad

Low-power architecture with scratch-pad memory for accelerating embedded applications with run-time reuse

✍ Milidonis, A.; Porpodas, V.; Alachiotis, N.; Kakarountas, A.P.; Michail, H.; Pan 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 871 KB

Data-Reuse-Driven Energy-Aware Cosynthes

Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications

✍ Issenin, I.; Brockmeyer, E.; Durinck, B.; Dutt, N.D. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 1000 KB