✦ LIBER ✦

Dc characteristics of junction gate field-effect transistors

✍ Scribed by Halladay, H.E.; van der Ziel, A.

Book ID: 114589002
Publisher: IEEE
Year: 1966
Tongue: English
Weight: 193 KB
Volume: ED-13
Category: Article
ISSN: 0018-9383
DOI: 10.1109/t-ed.1966.15727

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Thermal noise in junction-gate field-eff

Thermal noise in junction-gate field-effect transistors

✍ Bruncke, W.C.; van der Ziel, A. 📂 Article 📅 1966 🏛 IEEE 🌐 English ⚖ 624 KB

α-SiC buried-gate junction field effect

α-SiC buried-gate junction field effect transistors

✍ G. Kelner; S. Binari; M. Shur; K. Sleger; J. Palmour; H. Kong 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 286 KB

We report the results of an experimental study on a-SiC buried-gate junction field effect transistors operating in the temperature range from 24 to 400 °C. The epitaxial structure used for fabrication of these devices employs a nitrogen-doped hexagonal a-SiC layer grown on a p-type aluminum-doped a-

Subthreshold characteristics of insulate

Subthreshold characteristics of insulated-gate field-effect transistors

✍ Troutman, R.; Chakravarti, S. 📂 Article 📅 1973 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 795 KB

Characteristics of the junction-gate fie

Characteristics of the junction-gate field effect transistor with short channel length

✍ T.L. Chiu; H.N. Ghosh 📂 Article 📅 1971 🏛 Elsevier Science 🌐 English ⚖ 695 KB

Current-voltage characteristics of the j

Current-voltage characteristics of the junction-gate field-effect transistor with field-dependent mobility

✍ Dang Luong Mo; Yanai, H. 📂 Article 📅 1970 🏛 IEEE 🌐 English ⚖ 837 KB

Device characteristics of polymer dual-g

Device characteristics of polymer dual-gate field-effect transistors

✍ F. Maddalena; M. Spijkman; J.J. Brondijk; P. Fonteijn; F. Brouwer; J.C. Hummelen 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 752 KB

Dual-gate organic field-effect transistors (OFETs) were fabricated by solution processing using different p-type polymer semiconductors and polymer top-dielectric materials on prefabricated substrates with gold source-drain contacts defined by photolithography. The semiconductors and top dielectrics