✦ LIBER ✦

Data type transformation in heterogeneous shared memory multiprocessors

✍ Scribed by Michael W. Strevell; Harvey G. Cragon

Publisher: Elsevier Science
Year: 1991
Tongue: English
Weight: 824 KB
Volume: 12
Category: Article
ISSN: 0743-7315
DOI: 10.1016/0743-7315(91)90021-z

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Cache-Based Synchronization in Shared Me

Cache-Based Synchronization in Shared Memory Multiprocessors

✍ Umakishore Ramachandran; Joonwon Lee 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 343 KB

Paging tradeoffs in distributed-shared-m

Paging tradeoffs in distributed-shared-memory multiprocessors

✍ Douglas C. Burger; Rahmat S. Hyder; Barton P. Miller; David A. Wood 📂 Article 📅 1996 🏛 Springer US 🌐 English ⚖ 910 KB

Massively parallel processors have begun using commodity operating systems that support demandpaged virtual memory. To evaluate the utility of virtual memory, we measured the behavior of seven shared-memory parallel application programs on a simulated distributed-shared-memory machine. Our results (

Comparing Processor Allocation Strategie

Comparing Processor Allocation Strategies in Multiprogrammed Shared-Memory Multiprocessors

✍ Kelvin K. Yue; David J. Lilja 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 142 KB

Prospects of distributed shared memory f

Prospects of distributed shared memory for reducing global traffic in shared-bus multiprocessors

✍ Gyungho Lee; Jinseok Kong 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 431 KB

Parallel VLSI test in a shared-memory mu

Parallel VLSI test in a shared-memory multiprocessor

✍ Gil, C. ;Ortega, J. ;Montoya, M. G. 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 214 KB

Integrating Fine-Grained Message Passing

Integrating Fine-Grained Message Passing in Cache Coherent Shared Memory Multiprocessors

✍ David K. Poulsen; Pen-Chung Yew 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 397 KB

This paper considers the use of data prefetching and an alternative mechanism, data forwarding, for reducing memory latency caused by interprocessor communication in cache coherent, shared memory multiprocessors. Data prefetching is accomplished by using a multiprocessor software pipelined algorithm