✦ LIBER ✦

Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory

✍ Scribed by Hu, Jingtong; Xue, Chun Jason; Zhuge, Qingfeng; Tseng, Wei-Che; Sha, Edwin H.-M.

Book ID: 121292040
Publisher: IEEE
Year: 2013
Tongue: English
Weight: 466 KB
Volume: 21
Category: Article
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2012.2202700

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An optimal memory allocation scheme for

An optimal memory allocation scheme for scratch-pad-based embedded systems

✍ Avissar, Oren; Barua, Rajeev; Stewart, Dave 📂 Article 📅 2002 🏛 Association for Computing Machinery 🌐 English ⚖ 387 KB

Dynamic scratch-pad memory management wi

Dynamic scratch-pad memory management with data pipelining for embedded systems

✍ Yanqin Yang; Meng Wang; Haijin Yan; Zili Shao; Minyi Guo 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 807 KB

Data Placement and Duplication for Embed

Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory

✍ Yibo Guo, ; Qingfeng Zhuge, ; Jingtong Hu, ; Juan Yi, ; Meikang Qiu, ; Sha, E. H 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 221 KB

Variable Partitioning and Scheduling for

Variable Partitioning and Scheduling for MPSoC with Virtually Shared Scratch Pad Memory

✍ Lei Zhang; Meikang Qiu; Wei-Che Tseng; Edwin H.-M. Sha 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 832 KB

Low-power architecture with scratch-pad

Low-power architecture with scratch-pad memory for accelerating embedded applications with run-time reuse

✍ Milidonis, A.; Porpodas, V.; Alachiotis, N.; Kakarountas, A.P.; Michail, H.; Pan 📂 Article 📅 2009 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 871 KB

Data-Reuse-Driven Energy-Aware Cosynthes

Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications

✍ Issenin, I.; Brockmeyer, E.; Durinck, B.; Dutt, N.D. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 1000 KB