✦ LIBER ✦

Consideration of logic synthesis and clock distribution networks for SFQ logic circuits

✍ Scribed by A. Akimoto; Y. Yamanashi; N. Yoshikawa; A. Fujimaki; S. Yorozu; H. Terai

Publisher: Elsevier Science
Year: 2005
Tongue: English
Weight: 185 KB
Volume: 426-431
Category: Article
ISSN: 0921-4534
DOI: 10.1016/j.physc.2005.02.131

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Synthesis of reversible logic for nanoel

Synthesis of reversible logic for nanoelectronic circuits

✍ Alexis De Vos; Yvan Van Rentergem 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 163 KB

## Abstract Reversible logic circuits can be synthesized hierarchically by dividing them into smaller, more manageable blocks. As all reversible circuits of a certain width __w__ form a group, this problem relates to the partitioning of a group into (double) cosets. In this article, we propose thre

On the design of fault diagnostic networ

On the design of fault diagnostic networks for combinational logic circuits : A. Palit, A. Sen Gupta, M. S. Basu and A. K. Choudhury. Int. J. Electron. 38, 25 (1975)

📂 Article 📅 1975 🏛 Elsevier Science 🌐 English ⚖ 126 KB

Design systems for VLSI circuits: Logic

Design systems for VLSI circuits: Logic synthesis and silicon compilation Proceeding of the Nato Advanced Study Institute held at L'Aquila, Italy, July 7–18, 1986 Edited by G. De Micheli Stanford University, CA, USA A. Sangiovanni-Vincentelli University of California, Berkeley, CA, USA P. Antognetti University of Genova, Italy Nato Advanced Science Institutes Series: E: Applied Science 136 July 1987, 654pp. Hardbound Dfl. 250.00/£84.75 ISBN 90-247-3561-0 Paperback Dfl. 100.00/£33.95 ISBN 90-247-3562-9 Martinus Nijhoff Publishers

📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 34 KB