✦ LIBER ✦

Compiling for Reduced Bit-Width Queue Processors

✍ Scribed by Arquimedes Canedo; Ben A. Abderazek; Masahiro Sowa

Publisher: Springer US
Year: 2008
Tongue: English
Weight: 432 KB
Volume: 59
Category: Article
ISSN: 1939-8018
DOI: 10.1007/s11265-008-0286-3

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Efficient compilation for queue size con

Efficient compilation for queue size constrained queue processors

✍ Arquimedes Canedo; Ben A. Abderazek; Masahiro Sowa 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 259 KB

Integral data compression for FPS 64-BIT

Integral data compression for FPS 64-BIT processors: Improved I/O and reduced storage

✍ G. J. B. Hurst; M. Dupuis 📂 Article 📅 1988 🏛 John Wiley and Sons 🌐 English ⚖ 961 KB

Compression of two-electron integral data is used to reduce integral storage and I/O requirements with FPS M64 Series (formerly FPS-X64) processors. Schemes are developed and implemented in assembly language to compress floating-point values to a fixed-point accuracy, and unsigned integer numbers. T

A post-processor for reducing temporal b

A post-processor for reducing temporal busyness in low-bit-rate video applications

✍ François-Xavier Coudoux; Marc Georges Gazalet; Patrick Corlay 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 536 KB

This paper presents an original post-processing algorithm to reduce the so-called temporal busyness phenomenon in low-bit-rate video coded sequences. The post-processor is designed to be implemented in digital video receivers; in this case, only reconstructed video is available with no reference to