✦ LIBER ✦

Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache

✍ Scribed by Li, Qingan ;Zhao, Mengying ;Xue, Chun Jason ;He, Yanxiang

Book ID: 126806176
Publisher: Association for Computing Machinery
Year: 2012
Weight: 726 KB
Volume: 47
Category: Article
ISSN: 0362-1340
DOI: 10.1145/2345141.2248434

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[Lecture Notes in Computer Science] Lang

[Lecture Notes in Computer Science] Languages, Compilers, and Tools for Embedded Systems Volume 1985 || A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure

✍ Davidson, Jack; Min, Sang Lyul 📂 Article 📅 2001 🏛 Springer Berlin Heidelberg ⚖ 463 KB

[Lecture Notes in Computer Science] Data

[Lecture Notes in Computer Science] Database Systems for Adanced Applications Volume 6637 || Hybrid Storage with Disk Based Write Cache

✍ Xu, Jianliang; Yu, Ge; Zhou, Shuigeng; Unland, Rainer 📂 Article 📅 2011 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 306 KB

This book constitutes the workshop proceedings of the 16th International Conference on Database Systems for Advanced Applications, DASFAA 2011, held in Hong Kong, China, in April 2011. The volume contains six workshops, each focusing on specific research issues that contribute to the main themes of

[IEEE 2013 IEEE 24th International Confe

[IEEE 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP) - Washington, DC, USA (2013.06.5-2013.06.7)] 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors - Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems

✍ Qiu, Keni; Zhao, Mengying; Fu, Chenchen; Shi, Liang; Xue, Chun Jason 📂 Article 📅 2013 🏛 IEEE ⚖ 211 KB

[IEEE 2013 18th Asia and South Pacific D

[IEEE 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC 2013) - Yokohama (2013.1.22-2013.1.25)] 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC) - Compiler-assisted refresh minimization for volatile STT-RAM cache

✍ Qingan Li, ; Jianhua Li, ; Liang Shi, ; Xue, C. J.; Yiran Chen, ; Yanxiang He, 📂 Article 📅 2013 🏛 IEEE ⚖ 594 KB

[IEEE 2012 IEEE Computer Society Annual

[IEEE 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) - Amherst, MA, USA (2012.08.19-2012.08.21)] 2012 IEEE Computer Society Annual Symposium on VLSI - Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache

✍ Li, Qingan; Shi, Liang; Li, Jianhua; Xue, Chun Jason; He, Yanxiang 📂 Article 📅 2012 🏛 IEEE ⚖ 614 KB

[IEEE 2011 IEEE/IFIP 19th International

[IEEE 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC) - Kowloon, Hong Kong (2011.10.3-2011.10.5)] 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip - STT-RAM based energy-efficiency hybrid cache for CMPs

✍ Li, Jianhua; Xue, Chun Jason; Yinlong Xu, 📂 Article 📅 2011 🏛 IEEE ⚖ 863 KB