✦ LIBER ✦

Comments on “New single-clock CMOS latches and flip-flops with improved speed and power savings”

✍ Scribed by Blair, G.M.

Book ID: 119774923
Publisher: IEEE
Year: 1997
Tongue: English
Weight: 52 KB
Volume: 32
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.634673

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low power flip-flop with clock gating on

Low power flip-flop with clock gating on master and slave latches

✍ Strollo, A.G.M.; De Caro, D. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 269 KB

[IEEE 2007 7th International Conference

[IEEE 2007 7th International Conference on ASIC - Guilin, China (2007.10.22-2007.10.25)] 2007 7th International Conference on ASIC - A low clock swing, power saving and generic technology based D flip-flop with single power supply

✍ Jianjun Zhang, ; Yihe Sun, 📂 Article 📅 2007 🏛 IEEE ⚖ 73 KB

[IEEE Comput. Soc 13th Symposium on Inte

[IEEE Comput. Soc 13th Symposium on Integrated Circuits and Systems Design - Manaus, Brazil (18-24 Sept. 2000)] Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843) - Hybrid latch flip-flop with improved power efficiency

✍ Nedovic, N.; Oklobdzija, V.G. 📂 Article 📅 2000 🏛 IEEE Comput. Soc 🌐 English ⚖ 411 KB

These Papers Are Taken From 13th Brazilian Symposium On Integrated Circuit Design (sbcci 2000). They Address Issues Such As: Microarchitectures-architecture; Logic Design; Analogue Design; High-level Synthesis; Digital Design; Physical Modelling; Reconfigurable Hardware; And More.

[IEEE ICVC'99. 6th International Confere

[IEEE ICVC'99. 6th International Conference on VLSI and CAD - Seoul, South Korea (26-27 Oct. 1999)] ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361) - A high-speed 50% power-saving half-swing clocking scheme for flip-flop with complementary gate and source drive

✍ Jin-Cheon Kim, ; Sang-Hoon Lee, ; Hong-June Park, 📂 Article 📅 1999 🏛 IEEE ⚖ 250 KB

[IEEE APCCAS 2010-2010 IEEE Asia Pacific

[IEEE APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems - Kuala Lumpur, Malaysia (2010.12.6-2010.12.9)] 2010 IEEE Asia Pacific Conference on Circuits and Systems - High-speed low-power Single-Stage latched-comparator with improved gain and kickback noise rejection

✍ Kazeminia, Sarang; Mousazadeh, Morteza; Hadidi, Khayrollah; Khoei, Abdollah 📂 Article 📅 2010 🏛 IEEE ⚖ 793 KB

[IEEE 1997 IEEE International Symposium

[IEEE 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97 - Hong Kong (9-12 June 1997)] Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97 - A new true-single-phase-clocked double-edge-triggered flip-flop for low-power VLSI designs

✍ Jinn-Shyan Wang, 📂 Article 📅 1997 🏛 IEEE ⚖ 322 KB