✦ LIBER ✦

Comments on “A robust single phase clocking for low power, high-speed VLSI applications” [and reply]

✍ Scribed by Blair, G.M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A robust single phase clocking for low p

✍ Afghahi, M. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 625 KB

Author's Reply to Comments on "A Robust

✍ Afghani, M. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 64 KB

A high-speed four-phase clock generator

✍ Mounir Zid; Alberto Scandurra; Rached Tourki; Carlo Pistritto 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 907 KB

A new true-single-phase-clocking BiCMOS

✍ Yuh-Kuang Tseng; Chung-Yu Wu 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 322 KB

Low-power single- and double-edge-trigge

✍ Rasouli, S.H.; Khademzadeh, A.; Afzali-Kusha, A.; Nourani, M. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 869 KB

An example of a new VLSI design style ba

✍ Roncella, Roberto ;Saletti, Roberto ;Terreni, Pierangelo 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 393 KB