✦ LIBER ✦
Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework
✍ Scribed by Qiang Liu; Constantinides, G.A.; Masselos, K.; Cheung, P.
- Book ID
- 117908205
- Publisher
- IEEE
- Year
- 2009
- Tongue
- English
- Weight
- 322 KB
- Volume
- 28
- Category
- Article
- ISSN
- 0278-0070
No coin nor oath required. For personal study only.