𝔖 Bobbio Scriptorium

✦ LIBER ✦

CMOS digital duty cycle correction circuit for multi-phase clock

✍ Scribed by Jang, Y.C.; Bae, S.J.; Park, H.J.

Book ID: 120548292
Publisher: The Institution of Electrical Engineers
Year: 2003
Tongue: English
Weight: 235 KB
Volume: 39
Category: Article
ISSN: 0013-5194
DOI: 10.1049/el:20030908

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE ESSCIRC 2012 - 38th European Solid

[IEEE ESSCIRC 2012 - 38th European Solid State Circuits Conference - Bordeaux, France (2012.09.17-2012.09.21)] 2012 Proceedings of the ESSCIRC (ESSCIRC) - A programmable, multi-GHz, wide-range duty cycle correction circuit in 45nm CMOS process

✍ Mehta, Ravi; Seth, Sumantra; Shashidharan, Siddharth; Chattopadhyay, Biman; Chak 📂 Article 📅 2012 🏛 IEEE ⚖ 1013 KB

[IEEE 2006 Symposium on VLSI Circuits, 2

[IEEE 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers. - Honolulu, HI, USA (June 15-17, 2006)] 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers. - A Duty-Cycle Correction Circuit for High-Frequency Clocks

✍ Agarwal, K.; Montoye, R. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 226 KB