𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

CMOS Data Converter for Communications

✍ Scribed by Mikael Gustavsson, J. Jacob Wikner, Nianxiong Nick Tan (auth.)


Publisher
Springer US
Year
2002
Tongue
English
Leaves
393
Series
The International Series in Engineering and Computer Science 543
Edition
1
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


CMOS Data Converters for Communications distinguishes itself from other data converter books by emphasizing system-related aspects of the design and frequency-domain measures. It explains in detail how to derive data converter requirements for a given communication system (baseband, passband, and multi-carrier systems). The authors also review CMOS data converter architectures and discuss their suitability for communications. The rest of the book is dedicated to high-performance CMOS data converter architecture and circuit design. Pipelined ADCs, parallel ADCs with an improved passive sampling technique, and oversampling ADCs are the focus for ADC architectures, while current-steering DAC modeling and implementation are the focus for DAC architectures. The principles of the switched-current and the switched-capacitor techniques are reviewed and their applications to crucial functional blocks such as multiplying DACs and integrators are detailed. The book outlines the design of the basic building blocks such as operational amplifiers, comparators, and reference generators with emphasis on the practical aspects. To operate analog circuits at a reduced supply voltage, special circuit techniques are needed. Low-voltage techniques are also discussed in this book.
CMOS Data Converters for Communications can be used as a reference book by analog circuit designers to understand the data converter requirements for communication applications. It can also be used by telecommunication system designers to understand the difficulties of certain performance requirements on data converters. It is also an excellent resource to prepare analog students for the new challenges ahead.

✦ Table of Contents


Characterization of Data Converters....Pages 1-26
Data Converter Requirements for Communications....Pages 27-59
Overview of High-Speed A/D Converter Architectures....Pages 61-86
Overview of D/A Converter Architectures....Pages 87-124
Overview of Circuit Techniques....Pages 125-138
Analog Functional Blocks....Pages 139-175
Basic Analog Circuit Design....Pages 177-203
Low-Voltage Analog Techniques....Pages 205-227
Pipelined A/D Converters....Pages 229-256
Time-Interleaved A/D Converters....Pages 257-289
Oversampling A/D Converters....Pages 291-320
Modeling of Nyquist D/A Converters....Pages 321-352
Implementation of CMOS Current-Steering D/A Converters....Pages 353-378

✦ Subjects


Circuits and Systems; Electronic and Computer Engineering


πŸ“œ SIMILAR VOLUMES


CMOS Telecom Data Converters
✍ Roberto Rivoir (auth.), Angel RodrΓ­guez-VΓ‘zquez, Fernando Medeiro, Edmond Jansse πŸ“‚ Library πŸ“… 2003 πŸ› Springer 🌐 English
CMOS Telecom Data Converters
✍ Roberto Rivoir (auth.), Angel RodrΓ­guez-VΓ‘zquez, Fernando Medeiro, Edmond Jansse πŸ“‚ Library πŸ“… 2003 πŸ› Springer US 🌐 English

<p><STRONG>CMOS Telecom Data Converters</STRONG> compiles the latest achievements regarding the design of high-speed and high-resolution data converters in deep submicron CMOS technologies. The four types of analog-to-digital converter architectures commonly found in this arena are covered, namely s

CMOS Multichannel Single-Chip Receivers
✍ Paul Muller, Yusuf Leblebici (auth.) πŸ“‚ Library πŸ“… 2007 πŸ› Springer Netherlands 🌐 English

<p><P>While the throughput of microprocessor systems tends to increase as a result of ongoing technology scaling and the advent of multi-core systems, the off-chip I/O communication bandwidth emerges as one of the potential bottlenecks that limit overall performance. In order to alleviate the commun

CMOS Multichannel Single-Chip Receivers
✍ Paul Muller, Yusuf Leblebici πŸ“‚ Library πŸ“… 2007 πŸ› Springer 🌐 English

While the throughput of microprocessor systems tends to increase as a result of ongoing technology scaling and the advent of multi-core systems, the off-chip I/O communication bandwidth emerges as one of the potential bottlenecks that limit overall performance. In order to alleviate the communicatio