✦ LIBER ✦

Certifying Compilation and Run-Time Code Generation

✍ Scribed by Luke Hornof; Trevor Jim

Book ID: 110285266
Publisher: Springer
Year: 1999
Tongue: English
Weight: 259 KB
Volume: 12
Category: Article
ISSN: 1388-3690
DOI: 10.1023/a:1010039502678

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Effective and Efficient Compilation of R

Effective and Efficient Compilation of Run-Time Generics in Java

✍ Mirko Viroli 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 320 KB

Translation and Run-Time Validation of O

Translation and Run-Time Validation of Optimized Code

✍ Lenore Zuck; Amir Pnueli; Yi Fang; Benjamin Goldberg; Ying Hu 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 233 KB

Efficient run-time dispatching in generi

Efficient run-time dispatching in generic programming with minimal code bloat

✍ Lubomir Bourdev; Jaakko Järvi 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 753 KB

Automatic selection of load balancing pa

Automatic selection of load balancing parameters using compile-time and run-time information

✍ Siegell, B. S.; Steenkiste, P. A. 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 827 KB

Clusters of workstations are emerging as an important architecture. Programming tools that aid in distributing applications on workstation clusters must address problems of mapping the application, heterogeneity and maximizing system utilization in the presence of varying resource availability. Both

Program analysis and code generation in

Program analysis and code generation in an APL/370 compiler

✍ Ching, Wai-Mee 📂 Article 📅 1986 🏛 IBM 🌐 English ⚖ 744 KB

Run-Time versus Compile-Time Instruction

Run-Time versus Compile-Time Instruction Scheduling in Superscalar (RISC) Processors: Performance and Trade-Off

✍ Allen Leung; Krishna V. Palem; Cristian Ungureanu 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 322 KB

The RISC revolution has spurred the development of processors with increasing degrees of instruction level parallelism (ILP). In order to realize the full potential of these processors, multiple instructions must continuously be issued and executed in a single cycle. Consequently, instruction schedu