Case Study: Formal Verification of a Computerized Railway Interlocking
✍ Scribed by Arne Borälv
- Publisher
- Springer
- Year
- 1998
- Tongue
- English
- Weight
- 845 KB
- Volume
- 10
- Category
- Article
- ISSN
- 0934-5043
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract This paper describes a complete model-based development and verification approach for railway control systems. For each control system to be generated, the user makes a description of the application-specific parameters in a domain-specific language. This description is automatically tr
A methodology is proposed for mapping susceptibility to landsliding and validating the results. Heavy rains in late 1996 and early 1997 led to a large number of landslides in the Rute sector (Co rdoba, Southern Spain), where landslide susceptibility mapping had previously been carried out using a `
The use of a formal synthesis system is proposed as an efficient alternative for the formal verification of RT-level circuits obtained from algorithmic-level specifications by high-level synthesis (HLS) tools. The goal of the proposal is to recreate, within the formal synthesis system, any design pr