𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Capacitated transit assignment with loading priorities

✍ Scribed by Younes Hamdouch; Patrice Marcotte; Sang Nguyen

Book ID
106275436
Publisher
Springer-Verlag
Year
2004
Tongue
English
Weight
220 KB
Volume
101
Category
Article
ISSN
0025-5610

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Load Sharing with Parallel Priority Queu
Load Sharing with Parallel Priority Queues
✍ I. Parberry πŸ“‚ Article πŸ“… 1995 πŸ› Elsevier Science 🌐 English βš– 898 KB

For maximum efficiency in a multiprocessor system the load should be shared evenly over all processors; that is, there should be no idle processors when tasks are available. The delay in a load-sharing algorithm is the larger of the maximum time that any processor can be idle before a task is assign

Miniature DBR with series capacitive loa
Miniature DBR with series capacitive loading
✍ H. Issa; J-M. Duchamp; P. Ferrari; S. Abou-Chahine πŸ“‚ Article πŸ“… 2010 πŸ› John Wiley and Sons 🌐 English βš– 400 KB

## Abstract A new miniature dual behavior resonator (DBR) topology with capacitors placed in series between the feed lines and the stubs is demonstrated. Design equations are derived. For a proof‐of‐concept, a first‐order prototype with a 1‐GHz working frequency and 70% size reduction is realized,