𝔖 Bobbio Scriptorium

✦ LIBER ✦

Breaking the frame-buffer bottleneck with logic-enhanced memories

✍ Scribed by Poulton, J.; Eyles, J.; Molnar, S.; Fuchs, H.

Book ID: 117877340
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 888 KB
Volume: 12
Category: Article
ISSN: 0272-1716
DOI: 10.1109/38.163626

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE ISCAS '98 1998 IEEE International

[IEEE ISCAS '98 1998 IEEE International Symposium on Circuits and Systems - Monterey, CA, USA (31 May-3 June 1998)] ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) - Scalable image sensor/processor architecture with frame memory buffer and 2-D cellular neural network

✍ Kwang-Bo Cho, ; Sheu, B.J.; Young, W.C. 📂 Article 📅 1998 🏛 IEEE ⚖ 447 KB