✦ LIBER ✦

BLOCK-PARALLEL SYSTOLIC-ARRAY ARCHITECTURE FOR 2-D NTT-BASED FRAGILE WATERMARK EMBEDDING

✍ Scribed by ARJUNA MADANAYAKE, H. L. P.; CINTRA, R. J.; DIMITROV, V. S.; BRUTON, L. T.

Book ID: 120530982
Publisher: World Scientific Publishing Company
Year: 2012
Tongue: English
Weight: 481 KB
Volume: 22
Category: Article
ISSN: 0129-6264
DOI: 10.1142/S0129626412500090

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Massively parallel systolic-array archit

Massively parallel systolic-array architectures for 2d IIR polyphase space–time plane-wave beam digital filters

✍ Arjuna Madanayake; Thushara K. Gunaratne; Len T. Bruton 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 888 KB

Modular systolic array implementation fo

Modular systolic array implementation for separable denominator 2-D block state-space digital filters based on reduced-dimensional decomposition

✍ Yoshitaka Tsunekawa; Mamoru Miura 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 301 KB

Recent advances in integrated circuit technology and digital communication networks have led to increased demand for efficient, high-quality conversion, transmission, and coding of high-resolution images. Accordingly, a highly parallel two-dimensional digital filtering system based on an efficient p

[IEEE 1st International Conference on Al

[IEEE 1st International Conference on Algorithms and Architectures for Parallel Processing - Brisbane, Qld., Australia (19-21 April 1995)] Proceedings 1st International Conference on Algorithms and Architectures for Parallel Processing - A new expandable 2D systolic array for DFT computation based on symbiosis of 1D arrays

✍ Shousheng He, ; Torkelson, M. 📂 Article 📅 1995 🏛 IEEE ⚖ 435 KB