✦ LIBER ✦

Bit-level systolic array for fast exponentiation in GF(2m)

✍ Scribed by Chin-Liang Wang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Architectures for exponentiation in GF(2

✍ Scott, P.A.; Simmons, S.J.; Tavares, S.E.; Peppard, L.E. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 797 KB

Scalable and Systolic Architecture for C

✍ Chiou-Yng Lee; Jim-Min Lin; Che Wun Chiou 📂 Article 📅 2006 🏛 Springer Netherlands 🌐 English ⚖ 360 KB

A dual basis bit-serial systolic multipl

✍ S.T.J. Fenn; D. Taylor; M. Benaissa 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 539 KB

Systolic array implementation of Euclid'

✍ Jyh-Huei Guo; Chin-Liang Wang 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 555 KB

70-MHz 2-μm CMOS bit-level systolic arra

✍ Roncella, R.; Saletti, R.; Terreni, P. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 857 KB

Systolic array implementation of multipl

✍ Chin-Liang Wang; Jung-Lung Lin 📂 Article 📅 1991 🏛 IEEE ⚖ 452 KB