✦ LIBER ✦

Avalanche-tunnel injection in MNOS transistor

✍ Scribed by Uchida, Y.; Endo, N.; Saito, S.; Nishi, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 1024-bit MNOS RAM using avalanche-tunn

✍ Uchida, Y.; Endo, N.; Saito, S.; Konaka, M.; Nojima, I.; Nishi, Y.; Tamaru, K. 📂 Article 📅 1975 🏛 IEEE 🌐 English ⚖ 872 KB

Avalanche injection in MNOS gate control

✍ Phillip Rutter 📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 561 KB

Tunnel mechanism in MNOS structures

✍ Dorda, G. ;Pulver, M. 📂 Article 📅 1970 🏛 John Wiley and Sons 🌐 English ⚖ 458 KB

Second breakdown in power transistors du

✍ Beatty, B.A.; Krishna, S.; Adler, M.S. 📂 Article 📅 1976 🏛 IEEE 🌐 English ⚖ 963 KB

Avalanche injection in MNOS gate control

📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 149 KB

A fast risetime avalanche transistor pul

✍ Hansen, J.P.; Schmidt, W.A. 📂 Article 📅 1967 🏛 IEEE 🌐 English ⚖ 1008 KB