𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Architectures and routing schemes for optical network-on-chips

✍ Scribed by Lei Zhang; Mei Yang; Yingtao Jiang; Emma Regentova

Publisher
Elsevier Science
Year
2009
Tongue
English
Weight
739 KB
Volume
35
Category
Article
ISSN
0045-7906

No coin nor oath required. For personal study only.

✦ Synopsis

As indicated in the latest version of ITRS roadmap, optical wiring is a viable interconnect technology for future SoC/SiC/SiP designs that can provide broad band data transfer rates unmatchable by the existing metal/low-k dielectric interconnects. In this paper, we present an interconnection architecture, referred as the wavelength routed optical network (WRON), suitable to build on-chip optical micro-networks. The routing scheme for WRON, using any two of the three routing parameters (the source node address, the destination node address, and the routing wavelength), is generalized in this paper. With WRON as the primitive platform, we further propose a new recursive architecture, the recursive wavelength routed optical network (RCWRON), and it serves as the basis of a redundant architecture, the redundant wavelength routed optical network (RDWRON). The routing schemes for RCWRON and RDWRON are also detailed in this paper.

πŸ“œ SIMILAR VOLUMES

A routing-table-based adaptive and minim
A routing-table-based adaptive and minimal routing scheme on network-on-chip architectures
✍ Ling Wang; Hui Song; Yingtao Jiang; Lihong Zhang πŸ“‚ Article πŸ“… 2009 πŸ› Elsevier Science 🌐 English βš– 497 KB

In this paper, we present a routing algorithm that combines the shortest path routing and adaptive routing schemes for NoCs. In specific, routing follows the shortest path to ensure low latency and low energy consumption. This routing scheme requires routing information be stored in a series of rout

Protocols and architectures for IP optic
Protocols and architectures for IP optical networking
✍ Jon Anderson; James S. Manchester; Antonio Rodriguez-Moral; Malathi Veeraraghava πŸ“‚ Article πŸ“… 2002 πŸ› Institute of Electrical and Electronics Engineers 🌐 English βš– 431 KB πŸ‘ 2 views
Timing analysis of network on chip archi
Timing analysis of network on chip architectures for MP-SoC platforms
✍ Cristian Grecu; Partha Pratim Pande; AndrΓ© Ivanov; Res Saleh πŸ“‚ Article πŸ“… 2005 πŸ› Elsevier Science 🌐 English βš– 267 KB

Recently, the use of multiprocessor system-on-chip (MP-SoC) platforms has emerged as an important integrated circuit design trend for high-performance computing applications. As the number of reusable intellectual property (IP) blocks on such platforms continues to increase, many have argued that mo

Optical implementation and routing techn
Optical implementation and routing technique for a SW-banyan network
✍ Haifeng Peng; Liren Liu; Feng Wang πŸ“‚ Article πŸ“… 1996 πŸ› John Wiley and Sons 🌐 English βš– 547 KB

## The uptical setup for a (2,L) SW-banyan network, which is based on polarizing beam splitters and ID phase spatial light modulator5, is proposed and demonstrated, and its corresponding routing control for the routingpath between any source-destinationpair has been discussed. The proposed optical s