𝔖 Bobbio Scriptorium

✦ LIBER ✦

Architecture design of a variable length instruction set VLIW DSP

✍ Scribed by Shen, Zheng; He, Hu; Yang, Xu; Jia, Di; Sun, Yihe

Book ID: 108485154
Publisher: Bioline International
Year: 2009
Tongue: English
Weight: 929 KB
Volume: 14
Category: Article
ISSN: 1007-0214
DOI: 10.1016/s1007-0214(09)70118-x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[Lecture Notes in Computer Science] High

[Lecture Notes in Computer Science] High Performance Embedded Architectures and Compilers Volume 4917 || Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions

✍ Stenström, Per; Dubois, Michel; Katevenis, Manolis; Gupta, Rajiv; Ungerer, Theo 📂 Article 📅 2008 🏛 Springer Berlin Heidelberg ⚖ 495 KB

[IEEE 1998 IEEE Workshop on Signal Proce

[IEEE 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation - Cambridge, MA, USA (8-10 Oct. 1998)] 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374) - A uniform analysis method for DSP architectures and instruction sets with a comprehensive example

✍ Owen, R.E.; Martin, D. 📂 Article 📅 1998 🏛 IEEE ⚖ 564 KB