✦ LIBER ✦

Architecture Design for H.264/AVC Integer Motion Estimation with Minimum Memory Bandwidth

✍ Scribed by Dong-Xiao Li; Wei Zheng; Ming Zhang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI Architecture Design of Fractional M

✍ Yi-Hau Chen; Tung-Chien Chen; Shao-Yi Chien; Yu-Wen Huang; Liang-Gee Chen 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 965 KB

Fast integer-pel and fractional-pel moti

✍ Zhibo Chen; Jianfeng Xu; Yun He; Junli Zheng 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 771 KB

A flexible template for H.264/AVC block

✍ Lopez, S.; Callico, G.; Tobajas, F.; Lopez, J.; Sarmiento, R. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 882 KB

FPGA architecture of the LDPS Motion Est

✍ Moez Kthiri, Hassen Loukil, Ahmed Ben Atitallah, Patrice Kadionik, Dominique Dal 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 540 KB

A High-Performance Three-Engine Architec

✍ Chao-Yang Kao; Cheng-Long Wu; Youn-Long Lin 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 313 KB

Bandwidth Optimized and High Performance

✍ Yu Li; Yun He 📂 Article 📅 2007 🏛 Springer US 🌐 English ⚖ 491 KB