✦ LIBER ✦

Architectural Characterization and Code Compression in Embedded Processors

✍ Scribed by Azevedo Dias, Wanderson Roger; Moreno, Edward David; da Silva Barreto, Raimundo

Book ID: 120568578
Publisher: IEEE
Year: 2012
Tongue: Portuguese
Weight: 716 KB
Volume: 10
Category: Article
ISSN: 1548-0992
DOI: 10.1109/TLA.2012.6272467

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

SAMC: a code compression algorithm for e

SAMC: a code compression algorithm for embedded processors

✍ Lekatsas, H.; Wolf, W. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 498 KB

Code density optimization for embedded D

Code density optimization for embedded DSP processors using data compression techniques

✍ Liao, S.Y.; Devadas, S.; Keutzer, K. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 187 KB

Code compression architecture for cache

Code compression architecture for cache energy minimisation in embedded systems

✍ Benini, L.; Macii, A.; Nannarelli, A. 📂 Article 📅 2002 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 387 KB

Retargetable compilers and architecture

Retargetable compilers and architecture exploration for embedded processors

✍ Leupers, R.; Hohenauer, M.; Ceng, J.; Scharwaechter, H.; Meyr, H.; Ascheid, G.; 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 732 KB

Tag compression for low power in dynamic

Tag compression for low power in dynamically customizable embedded processors

✍ Petrov, P.; Orailoglu, A. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 548 KB

Error Detection Enhancement in PowerPC A

Error Detection Enhancement in PowerPC Architecture-based Embedded Processors

✍ Mahdi Fazeli; Reza Farivar; Seyed Ghassem Miremadi 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 260 KB