✦ LIBER ✦

Analytical modeling for performance studies of an FLBM-based all-optical packet switch

✍ Scribed by Kushwaha, A.; Bose, S.K.; Singh, Y.N.

Book ID: 119777483
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 66 KB
Volume: 5
Category: Article
ISSN: 1089-7798
DOI: 10.1109/4234.922768

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Exact and approximate analytical modelin

Exact and approximate analytical modeling of an FLBM-based all-optical packet switch

✍ Singh, Y.N.; Kushwaha, A.; Bose, S.K. 📂 Article 📅 2003 🏛 Optical Society of America 🌐 English ⚖ 162 KB

Integrated model for performance analysi

Integrated model for performance analysis of all-optical multihop packet switches

✍ Jeong, Han-You ;Seo, Seung-Woo 📂 Article 📅 2000 🏛 The Optical Society 🌐 English ⚖ 265 KB

An Analytical Model for TOWC Dimensionin

An Analytical Model for TOWC Dimensioning in a Multifiber Optical-Packet Switch

✍ Eramo, V. 📂 Article 📅 2006 🏛 Optical Society of America 🌐 English ⚖ 628 KB

Performance Modeling for All-Optical Pho

Performance Modeling for All-Optical Photonic Switches Based on the Vertical Stacking of Banyan Network Structures

✍ Jiang, X.; Ho, P.-H.; Horiguchi, S. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 544 KB

Gain uniformity optimization of SOA-base

Gain uniformity optimization of SOA-based optical packet switching nodes for performance and scalability improvements

✍ Lee, Benjamin G.; Lai, Caroline P.; Foster, Justin D.; Small, Benjamin A.; Bergm 📂 Article 📅 2007 🏛 Optical Society of America 🌐 English ⚖ 644 KB

All-optical DGD monitor for packet-switc

All-optical DGD monitor for packet-switched networks based on an integrated active Mach–Zehnder interferometer operating as logic XOR gate

✍ R. Vilar; J.M. Martinez; F. Ramos; J. Marti 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 513 KB

An all-optical differential group delay (DGD) monitor for packet-switched networks is proposed. The monitoring approach consists of an integrated active Mach-Zehnder interferometer acting as a logic XOR gate. According to the estimated DGD value, a latching switch is employed to route the input pack