𝔖 Bobbio Scriptorium

✦ LIBER ✦

Analytical Design Algorithm of Planar Inductor Layout in CMOS Technology

✍ Scribed by Heng-Ming Hsu; Kai-Yuen Chan; Hung-Chi Chien; Han-Chien Kuan

Book ID: 114619170
Publisher: IEEE
Year: 2008
Tongue: English
Weight: 673 KB
Volume: 55
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2008.2004248

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Sub-nH Inductor Modeling and Design in 9

Sub-nH Inductor Modeling and Design in 90-nm CMOS Technology for Millimeter-Wave Applications

✍ Hasani, J.Y. ;Kamarei, M. ;Ndagijimana, F. 📂 Article 📅 2008 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 722 KB

[IEEE International Conference Mixed Des

[IEEE International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006. - Gdynia, Poland (22-24 June 2006)] Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006. - Ultra Low Power Current-mode Algorithmic Analog-to-digital Converter Implemented In 0.18 μm CMOS Technology For Wireless Sensor Network

✍ Dlugosz, R.; Iniewski, K. 📂 Article 📅 2006 🏛 IEEE ⚖ 571 KB