✦ LIBER ✦

Analysis of stratified testing for multichip module systems

✍ Scribed by Park, N.; Lombardi, F.

Book ID: 114555980
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 431 KB
Volume: 51
Category: Article
ISSN: 0018-9529
DOI: 10.1109/24.994924

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Testing and evaluating the quality-level

Testing and evaluating the quality-level of stratified multichip module instrumentation

✍ Park, N.; Lombardi, F.; Piuri, V. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 170 KB

Modeling testing-strategies for yield en

Modeling testing-strategies for yield enhancement of multichip module systems

✍ Sungsoo Kim; Park, N.; Lombardi, P. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 806 KB

Economics modeling of multichip module t

Economics modeling of multichip module testing strategies

✍ Abadir, M. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 206 KB

Quality-effective repair of multichip mo

Quality-effective repair of multichip module systems

✍ N. Park; F. Meyer; F. Lombardi 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 338 KB

This paper proposes a new analytical approach for evaluating the effects of a repair process on the defect level of multichip module (MCM) systems during assembly, thereby identifying the optimal number of repair cycles. Repair of complex MCMs is required to improve the yield and quality of these sy

Optical clock distribution for multichip

Optical clock distribution for multichip module

✍ Marc P. Y. Desmulliez; Patrick W. Foulk; Mohammad R. Taghizadeh 📂 Article 📅 1996 🏛 Optical Society of Japan 🌐 English ⚖ 233 KB

Economic Analysis of Test Process Flows

Economic Analysis of Test Process Flows for Multichip Modules Using Known Good Die

✍ Cynthia F. Murphy; Magdy S. Abadir; Peter A. Sandborn 📂 Article 📅 1997 🏛 Springer US 🌐 English ⚖ 227 KB